

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

**Method Of Forming Non-Volatile Resistance
Variable Devices, Method Of Precluding Diffusion
Of A Metal Into Adjacent Chalcogenide Material,
And Non-Volatile Resistance Variable Devices**

* * * * *

INVENTOR

John T. Moore

ATTORNEY'S DOCKET NO. MI22-1524

1 **Method Of Forming Non-Volatile Resistance Variable Devices, Method**
2 **Of Precluding Diffusion Of A Metal Into Adjacent Chalcogenide**
3 **Material, And Non-Volatile Resistance Variable Devices**

4 **TECHNICAL FIELD**

5 This invention relates to non-volatile resistance variable devices and
6 methods of forming the same, and to methods of precluding diffusion of a
7 metal into adjacent chalcogenide material.

8
9
10 **BACKGROUND OF THE INVENTION**

11 Semiconductor fabrication continues to strive to make individual
12 electronic components smaller and smaller, resulting in ever denser integrated
13 circuitry. One type of integrated circuitry comprises memory circuitry where
14 information is stored in the form of binary data. The circuitry can be
15 fabricated such that the data is volatile or non-volatile. Volatile storing
16 memory devices result in loss of data when power is interrupted. Non-
17 volatile memory circuitry retains the stored data even when power is
18 interrupted.

19 This invention was principally motivated in making improvements to the
20 design and operation of memory circuitry disclosed in the Kozicki et al. U.S.
21 Patent Nos. 5,761,115; 5,896,312; 5,914,893; and 6,084,796, which ultimately
22 resulted from U.S. Patent Application Serial No. 08/652,706, filed on
23 May 30, 1996, disclosing what is referred to as a programmable metalization
24 cell. Such a cell includes opposing electrodes having an insulating dielectric

1 material received therebetween. Received within the dielectric material is a
2 fast ion conductor material. The resistance of such material can be changed
3 between highly insulative and highly conductive states. In its normal high
4 resistive state, to perform a write operation, a voltage potential is applied to
5 a certain one of the electrodes, with the other of the electrode being held
6 at zero voltage or ground. The electrode having the voltage applied thereto
7 functions as an anode, while the electrode held at zero or ground functions
8 as a cathode. The nature of the fast ion conductor material is such that it
9 undergoes a chemical and structural change at a certain applied voltage.
10 Specifically, at some suitable threshold voltage, plating of metal from metal
11 ions within the material begins to occur on the cathode and grows or
12 progresses through the fast ion conductor toward the other anode electrode.
13 With such voltage continued to be applied, the process continues until a
14 single conductive dendrite or filament extends between the electrodes,
15 effectively interconnecting the top and bottom electrodes to electrically short
16 them together.

17 Once this occurs, dendrite growth stops, and is retained when the
18 voltage potentials are removed. Such can effectively result in the resistance
19 of the mass of fast ion conductor material between electrodes dropping by a
20 factor of 1,000. Such material can be returned to its highly resistive state
21 by reversing the voltage potential between the anode and cathode, whereby
22 the filament disappears. Again, the highly resistive state is maintained once
23 the reverse voltage potentials are removed. Accordingly, such a device can,
24 for example, function as a programmable memory cell of memory circuitry.

1 The preferred resistance variable material received between the electrodes
2 typically and preferably comprises a chalcogenide material having metal ions
3 diffused therein. A specific example is germanium selenide having silver ions
4 diffused therein. The present method of providing the silver ions within the
5 germanium selenide material is to initially chemical vapor deposit the
6 germanium selenide glass without any silver being received therein. A thin
7 layer of silver is thereafter deposited upon the glass, for example by physical
8 vapor deposition or other technique. An exemplary thickness is 200
9 Angstroms or less. The layer of silver is irradiated, preferably with
10 electromagnetic energy at a wavelength less than 500 nanometers. The thin
11 nature of the deposited silver enables such energy to pass through the silver
12 to the silver/glass interface effective to break a chalcogenide bond of the
13 chalcogenide material, thereby effecting dissolution of silver into the
14 germanium selenide glass. The applied energy and overlying silver result in
15 the silver migrating into the glass layer such that a homogenous distribution
16 of silver throughout the layer is ultimately achieved.

17 Saturation of silver in germanium selenide is apparently at about 35
18 atomic percent. Yet, preferred existing technology for cell fabrication
19 constitutes a concentration which is less than 35%, for example 27%. By
20 controlling the time of irradiation, the quantity of silver provided within the
21 glass can be desirably controlled to some suitable percent below saturation.

22 However, once the desired irradiation of the silver/glass composite is
23 completed to achieve the desired silver incorporation, the wavelength of
24 radiation required for further dissolution of the silver greatly reduces, even

1 lowering to that of standard room lighting. This is due to the band gap of
2 the underlying material shifting with increasing silver incorporation. Further,
3 and regardless, the substrate is almost invariably next subjected to
4 photolithographic processing resulting in exposure to actinic energy at
5 wavelengths above standard room lighting, which can undesirably cause more
6 silver to be incorporated into the glass than the desired amount.

7 It would be desirable to develop ways to prevent or at least reduce
8 this additional undesired silver incorporation into the resistance settable material.
9 While the invention was principally motivated in achieving this objective, it
10 is in no way so limited. The artisan will appreciate applicability of the
11 invention in other aspects of processing involving chalcogenide materials, with
12 the invention only being limited by the accompanying claims as literally
13 worded and as appropriately interpreted in accordance with the doctrine of
14 equivalents.
15
16
17
18
19
20
21
22
23
24

SUMMARY

The invention includes non-volatile resistance variable devices and methods of forming the same, and methods of precluding diffusion of a metal into adjacent chalcogenide material. In one implementation, a method of precluding diffusion of a metal into adjacent chalcogenide material upon exposure to a quanta of actinic energy capable of causing diffusion of the metal into the chalcogenide material includes forming an actinic energy blocking material layer over the metal to a thickness of no greater than 500 Angstroms and subsequently exposing the actinic energy blocking material layer to said quanta of actinic energy. In one implementation, an homogenous actinic energy blocking material layer is formed over the metal and subsequently exposed to said quanta of actinic energy.

In one implementation, a method of forming a non-volatile resistance variable device includes providing conductive electrode material over chalcogenide material having metal ions diffused therein. An actinic energy blocking material layer is formed on the conductive electrode material, the actinic energy blocking material layer being effective to shield actinic energy from reaching an interface of the conductive electrode material and the actinic energy blocking material to substantially preclude diffusion of the conductive electrode material into the chalcogenide material upon exposure to said actinic energy. A dielectric layer is formed on the actinic energy blocking material layer. The conductive electrode material is formed into a first electrode. A second electrode is provided proximate the chalcogenide material having the metal diffused therein.

Other implementations and aspects are contemplated and disclosed.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic sectional view of a semiconductor wafer fragment in process in accordance with an aspect of the invention.

Fig. 2 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 1.

Fig. 3 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 2.

Fig. 4 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 3.

Fig. 5 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 4.

Fig. 6 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 5.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to Fig. 1, a semiconductor wafer fragment 10 is shown in but one preferred embodiment of a method of forming a non-volatile resistance variable device. By way of example only, example such devices include programmable metalization cells and programmable optical elements of the patents referred to above, further by way of example only, including programmable capacitance elements, programmable resistance elements, programmable antifuses of integrated circuitry and programmable memory cells of memory circuitry. The above patents are herein incorporated by reference. The invention contemplates the fabrication techniques and structure of any existing non-volatile resistance variable device, as well as yet-to-be developed such devices. In the context of this document, the term "semiconductor substrate" or "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. Also in the context of this document, the term "layer" encompasses both the singular and the plural unless otherwise indicated. Further, it will be appreciated by the artisan that

1 "resistance setable semiconductive material" and "resistance variable device"
2 includes materials and devices wherein a property or properties in addition to
3 resistance is/are also varied. For example, and by way of example only, the
4 material's capacitance and/or inductance might also be changed in addition to
5 resistance.

6 Semiconductor wafer fragment 10 comprises a bulk monocrystalline
7 semiconductive material 12, for example silicon, having an insulative dielectric
8 layer 14, for example silicon dioxide, formed thereover. A conductive
9 electrode material 16 is formed over dielectric layer 14. By way of example
10 only, preferred materials include any of those described in the incorporated
11 Kozicki et al. patents referred to above in conjunction with the preferred type
12 of device being fabricated. A dielectric layer 18 is formed over first
13 electrode 16. Silicon nitride is a preferred example.

14 An opening 20 is formed through layer 18 to conductive electrode
15 layer 16. Such is filled with a chalcogenide material 22. Example and
16 preferred materials are those disclosed in the Kozicki et al. patents above.
17 Specifically, and by way of example only, preferred chalcogenide materials
18 include Ge_xA_y , where "A" is selected from the group consisting of Se, Te
19 and S, and mixtures thereof. An example preferred method of forming
20 material 22 over substrate 10 is by chemical vapor deposition to completely
21 fill opening 20, followed by a planarization technique, for example chemical-
22 mechanical polishing. A metal, shown in the preferred embodiment in the
23 form of a blanket layer 24, is formed over chalcogenide material 22. An
24 example and preferred material for layer 24 is elemental silver. By way of

1 example only, example alternates include gold and copper, although copper is
2 not expected to be usable in the context of the preferred Ge_xA_y
3 programmable metalization cell being fabricated. Layer 24 is preferably
4 deposited to a thickness at least one-third that of the thickness of
5 chalcogenide material 22 received within opening 20.

6 Referring to Fig. 2, metal 24 is irradiated effective to break a
7 chalcogenide bond of the chalcogenide material at an interface of metal 24
8 and chalcogenide material 22, and diffuse at least some of metal 24 into
9 chalcogenide material 22. Material 22 is designated with numeral 23 and
10 peppered in the drawings to indicate metal ions being received therein. A
11 preferred irradiating includes exposure to actinic radiation having a wavelength
12 below 500 nanometers, with radiation exposure at between 404-408 nanometers
13 being a more specific example. A more specific example is a flood UV
14 exposure tool operating at 4.5 milliwatts/cm² energy, for 15 minutes, in an
15 oxygen containing ambient at room temperature and pressure.

16 All of material 24 received directly over chalcogenide material 22 might
17 be diffused to within such material, or some portion thereof might remain as
18 is shown. The thickness of layer 24 is also chosen to be suitably thin to
19 enable the impinging electromagnetic radiation to essentially transparently pass
20 through material 24 to the interface of such material with chalcogenide
21 material 22. An example preferred range for the thickness of layer 24 is
22 from about 140 Angstroms to about 200 Angstroms.

23 Referring to Fig. 3, after the irradiating, conductive electrode
24 material 26 is formed over chalcogenide material 23 having the metal diffused

1 therein. An example preferred thickness range for electrode material 26 is
2 from 140 Angstroms to 200 Angstroms. Layer 26 and any remnant metal 24
3 received directly over chalcogenide material 23 will constitute one electrode
4 of the resistance variable device being fabricated, with layer 16 constituting
5 another or second electrode for the device. In accordance with the preferred
6 programmable metalization cell embodiment, at least one of electrode 26/24
7 and electrode 16 will constitute silver in contact with chalcogenide
8 material 23. Example preferred materials for layer 26 include silver, tungsten
9 and tungsten nitride. Further in the context of this document, any remnant
10 material 24 received over chalcogenide material 23 will form a part of the
11 upper electrode as shown, and accordingly, inherently constitutes conductive
12 electrode material. Accordingly, in the illustrated Fig. 3 embodiment,
13 conductive electrode material 24/26 received over chalcogenide material 23
14 constitutes two individual layers 24 and 26. In a preferred embodiment, both
15 preferably comprise the same material, specifically silver, and particularly
16 where lower electrode 16 comprises a material other than silver.

17 Referring to Fig. 4, an actinic energy blocking material layer 28 is
18 formed on conductive electrode material 26/24. In the preferred embodiment,
19 such material layer is effective to shield actinic energy from reaching the
20 interface of materials 26/24 and chalcogenide material 23 to substantially
21 preclude diffusion of metal 24 into chalcogenide material 23 upon exposure
22 to said actinic energy. In one preferred embodiment, layer 28 is insulative.
23 In another preferred embodiment, layer 28 is conductive, thereby forming a
24 part of the illustrated upper electrode. Further in one embodiment, the actinic

1 energy blocking material is actinic energy reflective. In another preferred
2 embodiment, the actinic energy blocking material is actinic energy absorptive
3 and thereby antireflective. By way of example only, example conductive and
4 reflective actinic energy blocking materials include tungsten and tungsten
5 nitride. By way of example only, example actinic energy blocking materials
6 which are both absorptive and insulative include amorphous silicon, silicon
7 oxynitride, silicon-rich silicon nitride, and silicon-rich silicon dioxide.

8 In the preferred embodiment where a programmable metalization cell is
9 being fabricated which comprises germanium selenide having silver therein, the
10 deposition temperature for providing or otherwise forming layer 28 is
11 preferably at or below 130°C. This is desirable to maintain the preferred
12 embodiment germanium selenide material in a desired operative substantially
13 amorphous state. Actinic energy blocking material 28 is preferably formed
14 to a thickness no greater than 500 Angstroms, and preferably no thinner
15 than 100 Angstroms. Further, actinic energy blocking layer 28 is preferably
16 homogenous in composition, and constitutes a singular layer. Note also that
17 the illustrated layer 26 might be fabricated to constitute an actinic energy
18 blocking material (with or without additional layers) where at least some
19 metal 24 remains over chalcogenide material 23 after the irradiating. In the
20 preferred embodiment, the actinic energy blocking material layer enables the
21 device to be subjected or otherwise exposed to actinic energy which would
22 otherwise be effective to cause more diffusion of metal 24 into chalcogenide
23 material 23, but which is substantially precluded by provision of the actinic
24 energy blocking material.

1 Referring to Fig. 5, materials 28, 26 and 24 are patterned into an
2 electrode 30. Where layer 28 constitutes conductive material, such forms a
3 part of electrode 30. Where layer 28 comprises an insulative material, such
4 effectively does not constitute a part of the conductive electrode 30, but
5 rather constitutes an insulative material layer received thereover. Patterning
6 to produce electrode 30 is typically and preferably conducted utilizing
7 photolithography whereby actinic energy blocking material layer 28 is
8 inherently exposed to actinic energy, with layer 28 substantially precluding
9 further diffusion of metal layer 24 into chalcogenide material 23.

10 Referring to Fig. 6, one or more dielectric layers 32 are ultimately
11 formed over actinic energy blocking material layer 28. Of course, intervening
12 conductive and semiconductive layers might also be provided to form other
13 lines and devices outwardly of the depicted device 30.

14 Independent of the method of fabrication, the invention comprises a
15 non-volatile resistance variable device comprising some substrate having a first
16 electrode formed thereover, for example either electrode 30 or
17 electrode/layer 16. A resistance variable chalcogenide material 23 having
18 metal ions diffused therein is received operatively adjacent the first electrode.
19 A second electrode, for example the other of electrode 30 or
20 electrode/layer 16, is received operatively adjacent the resistance variable
21 chalcogenide material. In one embodiment, an actinic energy blocking material
22 layer is received on the electrode to a thickness of no greater than 500
23 Angstroms. In one embodiment, a substantially homogenous actinic energy
24 blocking material layer is received on the electrode independent of thickness.

1 Preferably, the actinic energy blocking material layer is both substantially
2 homogenous and of a thickness no greater than 500 Angstroms. In the
3 preferred embodiment, the device is configured as a programmable memory
4 cell, for example the programmable metalization cell as described above.

5 The invention also constitutes a non-volatile resistance variable device
6 independent of actinic energy blocking effects. In one implementation, such
7 a device comprises a first layer of material which is received on the
8 electrode to a thickness of no greater than 500 Angstroms, with such material
9 being any one or combination of amorphous silicon, silicon oxynitride, silicon-
10 rich silicon nitride, silicon-rich silicon dioxide, tungsten and tungsten nitride.
11 In one embodiment, such a non-volatile resistance variable device comprises
12 a first homogenous layer of material received on the electrode, with such
13 material constituting one or more of amorphous silicon, silicon oxynitride,
14 silicon-rich silicon nitride, silicon-rich silicon dioxide, tungsten and tungsten
15 nitride.

16 Further, the invention, independent of the device being fabricated,
17 comprises in one embodiment a method of precluding diffusion of a metal
18 into adjacent chalcogenide material upon exposure to a quanta of actinic
19 energy capable of causing diffusion of the metal into the chalcogenide
20 material. In one implementation, such inventive method comprises forming
21 an actinic energy blocking material layer over the metal to a thickness of no
22 greater than 500 Angstroms and subsequently exposing the actinic energy
23 blocking material layer to said quanta of actinic energy. In one
24 implementation, such method includes forming a homogenous actinic energy

1 blocking material layer over the metal and subsequently exposing the actinic
2 energy blocking material layer to said quanta of actinic energy. Most
3 preferably, the actinic energy blocking material layer is both homogenous and
4 provided to a thickness of no greater than 500 Angstroms.

5 In compliance with the statute, the invention has been described in
6 language more or less specific as to structural and methodical features. It
7 is to be understood, however, that the invention is not limited to the specific
8 features shown and described, since the means herein disclosed comprise
9 preferred forms of putting the invention into effect. The invention is,
10 therefore, claimed in any of its forms or modifications within the proper
11 scope of the appended claims appropriately interpreted in accordance with the
12 doctrine of equivalents.